



# TABLE OF CONTENT


SHEET NO.	SHEET NAME	PAGE	TITLE
1	TABLE OF CONTENTS	28	AUDIO: SPEAKER AMPS
2	SYSTEM BLOCK DIAGRAM	29	AUDIO: HEADPHONE AMP
3	TYPE-C BLOCK DIAGRAM	30	BASE: KB, DB, TP, SENSOR
4	POWER TREE	31	
5	POWER SEQUENCING	32	LID: DISPLAY, CAM, TOUCH, PEN
6	I2C MAP	33	WIFI
7	CML: MEMORY	34	
8	CML: DISPLAY	35	EC
9	CML: USB/PCIE	36	USB A/SD CARD
10	CML: AUDIO/SD/EMMC/CNVI	37	USB C0
11	CML: ESPI/SPI/UART/I2C	38	POWER: BATTERY CHARGER
12	CML: POWER SEQ	39	POWER: 5V, 3.3V, 1.8V
13	CML: CORE POWER	40	POWER: VCCPRIM CORE, 1.05, VCCIO
14	CML: PCH POWER	41	POWER: VDDQ, PG CHIP
15	CML: GND	42	POWER: IMVP8
16	CML: DEBUG/RSVD	43	POWER: IMVP8 DRMOS
17	CML: POWER RAIL DECOUPLING	44	POWER: LOAD SWITCH
18	MEMORY CH A-1 DDR4	45	INAS
19	MEMORY CH A-2 DDR4	46	SUB BOARD CONNECTOR
20	MEMORY CH B-1 DDR4	47	eMMC
21	MEMORY CH B-2 DDR4	48	
22	MEMORY DECOUPLING/TERM	49	
23	SPI ROM	50	
24	H1	51	CHANGELIST
25	XDP DEBUG HEADER	52	CHANGELIST
26	SERVO DEBUG	53	
27	SSD M.2	54	

# Block Diagram




Updated: 11/19/2018





Vin



Power Rail  
Signal from PCH  
Signal from Platform

## Hatch Power Sequencing

Updated: 11/29/2018



Quanta Computer Inc.



PROJECT : ZAR

Size	Document Number	Rev
		1C
POWER SEQUENCING		
Date:	Wednesday, April 08, 2020	Sheet 5 of 49

# Hatch I2C Map

Updated: 11/07/2018


LEGEND




**Quanta Computer Inc.**  
**PROJECT : ZAR**



Size	Document Number	Rev
	<b>I2C MAP</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 6 of 49













PROJECT : ZAR


Size Document Number Rev 1C

CML USB/PCIe

Date: Wednesday, April 08, 2020 Sheet 9 of 49













4/6 -Core GT2  
MAX 70A(2 phase)


2-Core GT2  
MAX 35A



Vinafix.com





REMOVE CATCH RESISTORS IN PROD



for Intel layout review request  
add cap for cross power plane return path






Size	Document Number	Rev
	CML CORE POWER	1C
Date:	Wednesday, April 08, 2020	Sheet 13 of 49





[25,40,44,45] PP1050\_A  
[10,11,29,32,33,39,41,44,45,47] PP1800\_A  
[9,12,44] PP3300\_RTC  
[8,9,10,11,12,25,44,45] PP3300\_SOC\_A  
[40,45] PPVAR\_VPRIM\_CORE\_A












## CPU DECOUPLING



CH5223MEB00  
CAP CHIP 2.2U 16V (+-20%,X6S,0402)

CH6101MEB01  
CAP CHIP 10UF 6.3V (+-20%,X6S,0402)

CH6221ME900  
CAP CHIP 22U 6.3V (+-20%,X6S,0603)



BOTTOM SIDE VCCPLL

PP1200\_PLLOC\_S0

C39

1u/10V\_4

EITHER SIDE VCCPLL

PP1050\_ST\_S

C87

1u/10V\_4

C84

22u/6.3V\_6

TOP SIDE

PP1050\_STG\_S0

C113

1u/10V\_4

TOP SIDE VCCPLL

PP1050\_ST\_S

C93


1u/10V\_4

TOP SIDE

PP1050\_ST\_S

C112



1u/10V\_4



CH5223MEB00  
CAP CHIP 2.2U 16V (+-20%,X6S,0402)

CH6101MEB01  
CAP CHIP 10UF 6.3V (+-20%,X6S,0402)

CH6221ME900  
CAP CHIP 22U 6.3V (+-20%,X6S,0603)



PP950\_VCCIO

PP950\_VCCIO

C128

1u/10V\_2

C137

1u/10V\_2

C145

1u/10V\_2

C153

1u/10V\_2

C167

10u/6.3V\_4

C174

10u/6.3V\_4

C178

10u/6.3V\_4

C182

10u/6.3V\_4

C129

10u/6.3V\_4

C138

10u/6.3V\_4

C146

10u/6.3V\_4

C154


10u/6.3V\_4

C160

10u/6.3V\_4

C168



10u/6.3V\_4





CH5223MEB00  
CAP CHIP 2.2U 16V (+-20%,X6S,0402)

CH6101MEB01  
CAP CHIP 10UF 6.3V (+-20%,X6S,0402)


CH6221ME900  
CAP CHIP 22U 6.3V (+-20%,X6S,0603)






[7,13,17,19,20,21,22,41,44] PP1200\_DRAM\_U



[19,20,21,22,41,45] PP2500\_DRAM\_U

**Quanta Computer Inc.**

PROJECT : ZAR


Size	Document Number	Rev
	<b>MEMORY CH A-1 DDR4</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 18 of 49






[7,13,17,18,19,21,22,41,44] PP1200\_DRAM\_U

[18,19,21,22,41,45] PP2500\_DRAM\_U


 **Quanta Computer Inc.**

**PROJECT : ZAR**


Size	Document Number	Rev
	<b>MEMORY CH B-1 DDR4</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 20 of 49



# MEMORY: CHANNEL A




# MEMORY: CHANNEL B



[41] PP600\_DRAM\_U  
[7,13,17,18,19,20,21,41,44] PP1200\_DRAM\_U  
[18,19,20,21,41,45] PP2500\_DRAM\_U







**Quanta Computer Inc.**

**PROJECT : ZAR**


Size	Document Number	Rev
	<b>SPI ROM</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 23 of 49




H1 UART PULLUPS



H1 SPI PULLUPS




STRAPS



STRAP SIGNAL	SPI TPM
H1_TPM_SPI_CLK	PD
H1_TPM_SPI_CS_L	PD
H1_STRAP1	1M PU
H1_STRAP0	1M PU


CC BUFFER



Quanta Computer Inc.

PROJECT : ZAR

Vinafix.com



[7,11,23,24,26,29,32,33,35,38,39,40,41,42,43,44,45] PP3300\_A  
[14,40,44,45] PP1050\_A  
[8,9,10,11,12,14,44,45] PP3300\_SOC\_A







Quanta Computer Inc.

PROJECT : ZAR

Size	Document Number	Rev
	<b>XDP DEBUG HEADER</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 25 of 49


## SERVO HEADER






## MAX98357A


## LEFT CHANNEL AMP



## RIGHT CHANNEL AMP



06/12 change to DFHD04MR445  
follow connector list



ZAR connector  
0426 change P/N

pin define follow ZAT

[24,36,37,39,40,41,45,46] PP5000\_A



Quanta Computer Inc.

PROJECT : ZAR

Size	Document Number	Rev
	<b>AUDIO SPEAKER AMPS</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 28 of 49

VBAT ON EC RAIL TO REDUCE 60HZ  
POWERED SPEAKER NOISE  
OTHER POWER ON SOC RAILS TO PREVENT LEAKAGE

## HEADPHONE AMP

### LAYOUT NOTES

ROUTE HP\_RING2 AND HP\_RING2\_SENSE DIFFERENTIALLY  
ROUTE HP\_SLEEVE AND HP\_SLEEVE\_SENSE DIFFERENTIALLY

pin define follow ZAT  
0515 ZAR connector

edited symbol


FINE TUNE RESISTOR STUFFING FOR EMI




Quanta Computer Inc.

PROJECT : ZAR

Size	Document Number	Rev
	AUDIO HEADPHONE AMP	1C
Date:	Wednesday, April 08, 2020	Sheet 29 of 49









**PIN 1 & 2 VCC  
connector is under contact**

**5/27 reverse**



## KEYBOARD CONNECTOR

1030 follow connector list, change to DFFC30FR199  
0603 follow connector list, change to DFFC30FR165  
0515 ZAR connector  
0509 pin define follow ZSA  
0426 change P/N



5/27 reverse  
6/03 follow connector list  
change to DFFC06FR227  
6/17 follow connector list  
change to DFFC06FR050

pin define follow 0509 AVL ADLB577C009

4.4 Pin Assignment			
Pin Assignment and Description			
Pin#	Signal	I/O	Description
1	NC		Not connected
2	/INT	O	Slave interrupt, low active
3	GND	GND	Ground
4	I <sup>2</sup> C_CLK	I/O	I <sup>2</sup> C clock I <sub>DDQ</sub> or I <sub>DDP</sub> 8 mA max.
5	I <sup>2</sup> C_DATA	I/O	I <sup>2</sup> C data I <sub>DDQ</sub> or I <sub>DDP</sub> 8 mA max.
6	VDD_3.3V	Power	3.3V +/-5% Power ripple: 100 mVpp max. Power sequence: See section 4.6.

	15"		15"
1	KS012	1	KS012
2	KS08	2	KS08
3	KS09	3	KS09
4	KS011	4	KS011
5	KS010	5	KS010
6	NC	6	N.C
7	NC	7	N.C
8	KS05	8	KS05
9	KS06	9	KS06
10	NC	10	N.C
11	KS03	11	KS03
12	KS02	12	KS02
13	KS10	13	KS10
14	KS01	14	KS01
15	KS04	15	KS04
16	KS13	16	KS13
17	KS12	17	KS12
18	KS00	18	KS00
19	KS15	19	KS15
20	KS14	20	KS14
21	KS07	21	KS07
22	KS16	22	KS16
23	KS17	23	KS17
24	KS11	24	KS11
25	POWER DET	25	N.C
26	NC	26	N.C
27	GND	27	N.C
28	NC	28	N.C
29	NC	29	N.C
30	NC	30	N.C

12" AD1G\_C80B

13" AL1G\_C18BWL

**Quanta Computer Inc.**  
**PROJECT : ZAR**

Size	Document Number	Rev
	<b>KB/TP/FAN</b>	<b>1C</b>
Date:	Wednesday, April 08, 2020	Sheet 30 of 49

Vinafix.com




**Quanta Computer Inc.**

**PROJECT : ZAR**


Size	Document Number	Rev
	<b>FINGER PRINT SENSOR(none)</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 31 of 49

# 6 AXIS IMU (MLB)



8 BIT ADDRESS: 0XD0

# BACKLIGHT ENABLE CONTROL



# STUFF FOR DMIC TUNING

C691 intel suggest change to CLK

# USI TOUCH PANEL

# EDP SIGNALS


# CAM W/DMIC

# 0515 ZAR connector pin define follow ZSA

# RESERVE GMR

[7,11,23,24,25,26,29,33,35,38,39,40,41,42,43,44,45] PP3300\_A  
[10,11,14,29,33,39,41,44,45,47] PP1800\_A  
[44] PP3300\_CAM\_A  
[44,45] PP3300\_PANEL\_DX  
[30,38,39,40,41,42,43] PPVAR\_SYS

# For panel T11 timing




[11] PCH\_I2C\_USI\_SDA

[11] PCH\_I2C\_USI\_SCL

[11] USI\_RST\_L




Size	Document Number	Rev
	LID, EDP, CAM, TOUCH, PEN	1C
Date:	Wednesday, April 08, 2020	Sheet 32 of 49




PLACE THERMISTOR NEAR U4100 1216 WIFI

THERMISTOR P/N FOLLOW POWER SCH



R706 R707 R304 intel suggest unstuff

[44,45] PP3300\_WLAN\_A



**Quanta Computer Inc.**

**PROJECT : ZAR**

Size	Document Number	Rev
	<b>WIFI</b>	1C
Date:	Wednesday, April 08, 2020	Sheet 33 of 49


Vinafix.com



**Quanta Computer Inc.**


**PROJECT : ZAR**

Size	Document Number	Rev
	<b>LTE(none)</b>	<b>1C</b>
Date:	Wednesday, April 08, 2020	Sheet 34 of 49




TYPE-A: PORT 0

0527  
follow connector list




IF USING TPS2546, R362=51.1K, R363=30.9K  
LO LIMIT: 912-1055 MA  
HI LIMIT: 1516-1737MA

0827 modify SMT footprint




MICRO SD CARD  
\* IF NOT ON MLB, USB TO SD INTERFACE MUST BE USED

0527 follow connector list



[44] PP3300\_SD\_DX  
[24,28,37,39,40,41,45,46] PP5000\_A









## PP1800\_A

IMAX = 0.2A  
ISAT = 0.2A  
FSW = 500KHZ




## PP5000\_A

IMAX=9.6A  
ISAT=10.9A  
FSW=600KHZ



## PP3300\_G

IMAX=7.0A  
ISAT=8.3A [45]  
FSW=600KHZ



# PPVAR\_VPRIM\_CORE\_A

IMAX=4.3A  
ISAT=5.0A  
FSW=750KHZ

## SETTINGS

40

	VOUT	LP_L	C0	C1
PPVAR_VPRIM_CORE_A	0.75	0	x	x
	0.9	1	0	0
	0.95	1	0	1
	1.00	1	1	1
	1.05	1	1	1
PP1050_A	1.05	1	1	1
PP950_VCCIO	0.95	1	0	1

\*LP\_L, C0, C1 PULLED HIGH INTERNALLY

RAIL	MODE PIN PD RES
PPVAR_VPRIM_CORE_A	FLOAT OR >230K
VCCOPC/V1.0A/EOP10	100K
VCCIO	0

OPERATING MODE	EN PIN VOLTAGE [V]
ULTRASONIC (USM)	1.3 - 1.7
NORMAL	> 2.3

\*EN PIN HAS 800K INTERNAL PU


# PP1050\_A

IMAX=5.2A  
ISAT=6.3A  
FSW=750KHZ


# PP950\_VCCIO

IMAX=4.1A  
ISAT=4.8A  
FSW=750KHZ

## DRR4 RAILS



## POWER GOOD GENERATION

**Quanta Computer Inc.**

**PROJECT :**


**POWER: VDDQ, PG CHIP**

Rev	1C
-----	----

Date: Wednesday, April 08, 2020

Sheet 41 of 49

PHASE CONFIGURATION: MFR\_PHASE\_CFG[4:0]=01110







Quanta Computer Inc.


PROJECT :

POWER: IMVP8








## PP3300\_EC\_TCPC




## FIXED 1.8V LDO




## PP1200





## PP1050



## PP3300\_SD\_DX





## PP3300\_A






## INA POWER






5/27 reverse

5/27 reverse



Main: DFFC45FR053  
2nd: DFFC45FR057

ZAR connector  
0426 change P/N






ZAR connector  
0426 P/N check OK

[27,29,35,39,44,45] PP3300\_G  
[35,37,44] PP3300\_TPCP\_G  
[24,28,36,37,39,40,41,45] PP5000\_A  
[37,38] PPVAR\_VBUS\_IN








For unuse Board ID




[CLIP]



Check






USM2007B		
A1	NC1	NC59
A2	NC2	NC60
A7	NC3	NC61
A8	NC4	NC62
A9	NC5	NC63
A10	NC6	NC64
A11	NC7	NC65
A12	NC8	NC66
A13	NC9	NC67
A14	NC10	NC68
B1	NC11	NC69
B7	NC12	NC70
B8	NC13	NC71
B9	NC14	NC72
B10	NC15	NC73
B11	NC16	NC74
B12	NC17	NC75
B13	NC18	NC76
B14	NC19	NC77
C1	NC20	NC78
C3	NC21	NC79
C5	NC22	NC80
C7	NC23	NC81
C8	NC24	NC82
C9	NC25	NC83
C10	NC26	NC84
C11	NC27	NC85
C12	NC28	NC86
C13	NC29	NC87
C14	NC30	NC88
D1	NC31	NC89
D2	NC32	NC90
D3	NC33	NC91
D4	NC34	NC92
D12	NC35	NC93
D13	NC36	NC94
D14	NC37	NC95
E1	NC38	NC96
E2	NC39	NC97
E3	NC40	NC98
E5	NC41	NC99
E8	NC42	NC100
E12	NC43	NC101
E13	NC44	NC102
E14	NC45	NC103
F1	NC46	NC104
F2	NC47	NC105
F3	NC48	NC106
F12	NC49	NC107
F13	NC50	NC108
F14	NC51	NC109
G1	NC52	NC110
G2	NC53	NC111
G3	NC54	NC112
G10	NC55	NC113
G12	NC56	NC114
G13	NC57	NC115
G14	NC58	NC116

Model	Version	CHANGE LIST
	1A	1. First release
	1B	<p>1. page 22: Delete C599,C600 on DDR CLK lines, these are being removed from CML PDG</p> <p>2. page 35: Move PD resistors on HDMI_CONN_HPDI_R533 to MLB EC page</p> <p>3. page 33: Add 10k PU R706,R707 to PP3300_WLAN_A on M2_SHUTDOWN_I, and also BT_DISABLE_I.</p> <p>4. page 11: Change PU on R499 to 1.8V</p> <p>5. page 10: Move MEM_CH_SEL to GPP_F2</p> <p>6. page 9: Move WiFi M.2 USB from SoC port 5 to port 10</p> <p>7. page 41: U25, Use Siligo part with new firmware with adjusted tolerances (BOM change)</p> <p>8. page 35: USB_C0_TCPC_RST_ODL to USB_C0_TCPC_RST and remove R687</p> <p>9. page 35: Remove TCPC_USB_C1_HPDI from EC</p> <p>10. page 35: Move EC_VOLDIN_BTN_ODL to GPIO93 on EC</p> <p>11. page 35: swap FAN_SPEED_TACH_2 on GPIOA4 with EN_PP5000_A on GPIO73</p> <p>12. page 30,35: Moved DNS1, DNS2, R629, R630, R631, R632, D21 (power LED) from EC page to Base page</p> <p>13. page 44: VIN of U63 change to PP3300_G. Add a 10K/0.1uF RC delay (R708, C722) to the enable of U63 and have it enabled by PP3300_EC</p> <p>14. page 39: Changed PU on R415 to PP5000_A</p> <p>15. page 10: Add a 100K PU R709 on GPP_F23 to 1.8V</p> <p>16. page 24: Q44,Q43 bodydiode pointed to the wrong way should be towards USB_C0_SBU1_U and USB_C0_SBU2_U</p> <p>17. page 39: U21+Others, Replace PU2 (SYV886) with NB690 to allow for higher current output.</p> <p>18. page 40: U22, Add 4 22uF output caps (6 output caps total)</p> <p>19. page 40: U23, Add 2 22uF output caps (5 output caps total)</p> <p>20. page 40: U24, Add 3 22uF output caps (5 output caps total)</p> <p>21. page 41: U46, Add 3 22uF output caps (6 output caps total) and Add another 22uF input cap (4 input caps total). Change inductor to 0.68uH instead of 1uH. Need Isat &gt; 8.5A and Idc&gt;7A</p> <p>22. page 45: Q33 set to STUFF</p> <p>23. page 42: Change R468 to 1K ohms. Add a 0 ohm resistor between the PE signal (Pin 36) and GPIOA7 of the EC. Name the net EC_IMVP8_PE on the EC side and IMVP8_PE on the MPS side</p> <p>24. page 11: Remove R60, R63</p> <p>25. page 32: Remove Q19, Q20, R291, R292. Remove PCH_I2C_PEN_SDA/SCL_Q nets from J25 connector</p> <p>26. page 37: DNS resistors R637, R636</p> <p>27. page 11,32: PCH_I2C_TOUCHSCREEN_SDA/SCL change to PCH_I2C_USI_SDA/SCL. Change on both sides of FETs.</p> <p>28. page 11,32: TOUCHSCREEN_RST_I, rename as USI_RST_I, Change on both sides of FET</p> <p>29. page 11,32: TOUCHSCREEN_INT_I, rename as USI_INT_H. Remove PU and add 1M pull-down</p> <p>30. page 11,32: TOUCHSCREEN_DIS_I, rename as USI_REPORT_EN</p> <p>31. page 39: Ignore line items 36-40. Replace U20 with SY8270C. There should be 4x22uF input caps and 2x22uF output caps. Inductor should be 1.5uH with Idc &gt; 9.6A and Isat &gt; 10.9A. Add a voltage divider to the EN signal. Divider is just a place holder for now. When SY8379C is used R1 = 100K, R2 = 56K (refer to google schematic)</p> <p>32. page 39: Replace U21 with SYV23B8. There should be 4x22uF input caps and 3x22uF output caps. The inductor should be 1.5uH with Idc &gt; 7A and Isat &gt; 8.3A</p> <p>33. page 44: Replace U63 with RT9020</p> <p>34. page 44: Add 270pF C747 cap to GND</p> <p>35. page 17: Reduce to C94 22uF instead of 47uF</p> <p>36. page 27: Add control circuit for PLT_RST_I, with EC_PCH_RSMRST_I control. Follow Google's schematic</p> <p>37. page 2(on USB DB): Add schottky diode D79 clamps the AUX line to the 3.3V rail to limit overshoot problems: DP_MST_AUX_C_N to PP3300_TCPC</p> <p>38. page 35: Reduce C335 from 10uF to 4.7uF</p> <p>39. page 37: Add schottky diode D80 clamps the AUX line to the 3.3V rail to limit overshoot problems:DDI1_AUX_N_C to PP3300_TCPC</p> <p>40. page 37, 2(on USB DB): Add a 0 ohm resistor between PP5000_A from VCONN Power and DNS is on both U60 and U65</p> <p>41. page 44: R708 should be ~51K. C746 should be at least 1500pF. Input to LDO should be PP3300_EC</p> <p>42. page 42: Change R469 to 73.2kOhm</p> <p>43. page 14: Added C734 - a 1uF cap to be placed near BV2. Added C733 - a 1uFcap to be placed near BV12</p> <p>44. page 27,35: Added M2_SSD_PLN net to pin 8 of the SSD connector and connected this to GPIOA0 on the EC</p> <p>45. page 11,34: Changed the name WWAN_RADIO_DISABLE_IV8_ODL to WWAN_RADIO_DISABLE_IV8. Change the name WWAN_RADIO_DISABLE_IV8_Q_ODL to WWAN_RADIO_DISABLE_IV8_ODL. Replaced fet Q52 with diode D82</p> <p>46. page 12: Add a test point to XDP_BPM&lt;0&gt;</p> <p>47. page 33: Add a DNS PU R722 to 1.8V on CNV_BRI_DT</p> <p>48. page 32: Added ALS_INT_I, on page 32</p> <p>49. page 44: Created PP3300_PP1800_SENSOR_A (default to PP1800_A) so that we can switch the sensor power rail to 3.3V if desired</p> <p>50. page 32, 35, (on G sensor DB): Changed PP1800_A to PP3300_PP1800_SENSOR_A</p> <p>EC_I2C_SENSOR_IV8_SCL to EC_I2C_SENSOR_SCL</p> <p>EC_I2C_SENSOR_IV8_SDA to EC_I2C_SENSOR_SDA</p> <p>51. page 35: Added R723, R724 100K pullups to PP3300_PP1800_SENSOR_A on LID_ACCEL_INT_I and ALS_INT_I.</p> <p>52. page 39: Changed inductor L16 and L21 to CMME102T-1R5MS</p>
	rev 2_1	<p>1. page 11,35: Add a PU R725 to EC_PCH_INT_I, and change name to _ODL</p> <p>2. page 32: On all the touchscreen and pen devices, pull them up PP3300_PANEL_DXPCH_I2C_USI_SDA/SCL, USI_RST_I, to PP3300_TOUCHSCREEN_DX instead</p> <p>3. page 11,32: Rename USI_INT_H to USI_INT</p> <p>4. page 11, 34: Rename WWAN_RADIO_DISABLE_IV8 to WWAN_RADIO_DISABLE_IV8_I.</p> <p>5. page 11: Rename EMR_GARAGE_DET to PEN_GARAGE_DET_I, on BY30</p> <p>6. page 11: Change BV30 from unused PEN_RESET_I, to FPMCU_BOOT1</p> <p>7. page 16: Remove TP38, TP44-TP49</p> <p>8. page 26: Add 100K R726 PD to Pins 26 on servo(J3)</p> <p>9. page 31: Remove SLP_S4_I, and SLP_SUS_I, going to FP connector</p> <p>10. page 23: Change the SPI ROM to a 16MB part</p> <p>11. page 35: Pull up R359 to PP3300_G. Connect EC_RST_ODL to PSL4_I, Move SYS_RST_ODL to pin GPIOC5/KBRST_I.</p> <p>12. page 35: Add a diode D83 with anode connected to GPIO77 and cathode connected to EC_RST_ODL before R359</p> <p>13. page 23: Move R198 closer to the SPI ROM and DNS it with a note that the resistor should be close to the SPI ROM to reduce the stub</p> <p>14. page 26: Remove U40 and related components, ADD R744-R751</p> <p>15. page 4(on USB DB): Move D79 to be in parallel with R506</p> <p>16. page 31: Add straps, PUs, and PDs to MCU signals</p> <p>17. page 31: Option for PDs on SPI CS signals</p> <p>18. page 46, 1(USB DB): move power button switch (SW1) to USB DB</p> <p>19. page 47: add eMMC page</p> <p>20. page 33: change WIFI from M.2 type to solder down type</p> <p>21. page 30, 8(USB DB): move LED and Fan to DB</p> <p>22. page 31: remove finger print function</p> <p>22. page 34: remove LTE function</p> <p>23. page 10: Move MEM_STRAPS to match eMMC schematic</p> <p>24. page 2,3: update block diagram</p> <p>25. page 32: update edp pin define</p> <p>26. page 46: add pen detect circuit and pen charge circuit.</p> <p>27. page 9: delete TP7010-7013, TP7018-7019, TP7022-7029, TP7036-TP7041</p> <p>28. page 34: delete R311,R627,R628(LTE)</p> <p>29. page 11: delete TP7030-7035,TP7020, TP7021</p> <p>30. page 31: delete finger print circuit</p> <p>31. page 11, 46: delete PEN_PDCT_ODL, PEN_RESET_ODL_PEN_INT_ODL.NET</p> <p>32. page 33: M2_SHUTDOWN_I, connect to wifi pin 28 ,BT_DISABLE_I, connect to wifi pin 63</p> <p>33. page 12: stuff R101</p> <p>33. page 25: delete TP128-TP133, delete R201,R203,R205,R207,R209,R9282</p> <p>34. page 23: delete R165,Q9, U38 PIN 9 change to NC.</p> <p>35. page 47: stuff 49084, unstuff R857 , add R9314</p>
	rev 2_2	<p>1. page 11: Removed TRACKPAD_INT_ODL from GPP_D21</p> <p>2. page 11: Change R74 to 4.7K</p> <p>3. page 25: DNSet all XDP components</p> <p>4. page 11: Removed WWAN_CONFIG_0/1/2/3 and R95/R96/R97/R98</p> <p>5. page 11: Removed TP16,TP26,TP27,TP37 and R20,R21,R72</p> <p>6. page 10: Added R9325 100k ohm to GPP_F23 and stuff, DNS R709</p>
<div><div></div><div>Quantia Computer Inc. PRO-IMPACT - E&amp;M</div></div> <div><div>CHANGE LIST</div><div>Version: Rev 2.2</div><div>Page: 10 of 10</div></div>		

Model	Version	CHANGE LIST
	1C	<div>1.Down size of some cap and res footprint.(C1205,C7835,C7836,R857,R721,R720,R46,R47,R680,R681,R5118,R5168,R9058,R9059,R9316,C290,C291,C292,C293,C294,c295,C296,C297,C300,C301). To optimize routing.</div> <div>2.Del J24. (colay keyboard connector no use in future) .</div> <div>3.Adjust PPVAR_SYS Cap quantity and value of U47,U48 and U49. New placement without high limit, we change back to follow CRB design.</div> <div>4.Del pen function (J25,J26,U4101 relative sch).Customer remove this function form feature list.</div> <div>5.Change CN1,J16,J17 connector type for new ID.</div> <div>6.Colay SPI ROM socket</div> <div>7.Reverse J6,J7,J9,CN2,pin define for placement</div> <div>8.Change to EC_PROCHOT_IN_OD to EC_PROCHOT_IN(Clarify for firmware)</div> <div>9.R303 Change to 1.2k (Reduce rise time &lt; 100ns on WAKE signal)</div> <div>10.R231 Change to 2.2k (Reduce rise time &lt; 100ns on WAKE signal)</div> <div>11.Q46 Gate of this transistor should be connected to PP3300_H1_G</div> <div>12.Change connector PN follow connector list.(J17,J6,J2,Page30,37)</div> <div>13. Adjust PPVAR_SYS_R_VCCIO CAP (2x 22U --&gt;6x10u, due to layout high limit,Page 40)</div> <div>14. Change this circuit to match Nami CCD circuit (Q46, Q18, R538,Page 24)</div> <div>15. Adjust cap of PPVAR_VPRIM_CORE_A and PP1050_A (due to high limit, Page40)</div> <div>16. Del reserve GMR function on MB (Page32)</div> <div>17. Add power net name between D2 and U37 (Page23)</div> <div>18. R5237 chnage to 0201 size (Page36)</div> <div>19. Down size of res and cap (EMMC)(Page47).To optimize routing.</div> <div>20. Modify sch of thermal detected.(Page45)</div> <div>21. Change J23 PN follow connector list .(Page28)</div> <div>22. Down size of cap (TX/RX cap)(Page37).To optimize routing.</div> <div>23. Change ESD solution (Page37).To optimize routing.</div> <div>24. Add screw hole (Page46)</div> <div>25. Swap L10,L3,L4,L5,L9 pin connection.(Page36) To optimize routing.</div> <div>26. Change USB typeA ESD solution D28,D87 (Page36)</div> <div>27. Add screw hole (Page46)</div> <div>28. Change U63 PN to RT9020-18GU5. Output Voltage should be 1.8V not 3.3V (Page44)</div> <div>29. Change J7 PN follow connector list (Page30)</div> <div>30. Swap L4,L5 pin connection.(Page36) To optimize routing.</div> <div>31. Add EMI solution. C7923,C7924,C7925,L29,L30,L31,L32,L33,L34,L35,L36(Page10,Page28,Page29,Page37) For EMI reserve.</div> <div>32. Add connection to CN2 for PEN.(Page46)</div> <div>33. Del TP103,TP105,TP113,TP111,TP114,TP115,TP104,TP112,TP118,TP106,TP110,TP116,TP109,TP108,TP135,TP134,TP120,TP107.(Page16)</div> <div>34. Change USB typeA / typeC ESD solution add D66,D88,D89,D90 &amp; Del D86,D87(page 36,37) for Intel Feedback add F2 for safety request(page 36)</div> <div>35. Change hole9/hole10 footprint and add 2 clip (Page46)</div> <div>36. DNS R711, C349 (Page37) VCONN for Port 0 is sourced from U44</div> <div>37. Add DNS buffer powered from PP3300_G to isolate PLT_RST_L from M2_SSD_RST_L_R (in parallel with R229). Add note that it is only needed for SSDs that have an internal pull-up. (Page27) Internal pull-up on some SSDs can cause glitch on PLT_RST_L after the AP stops driving it, causing CR50 to think that AP is still on.</div> <div>38. Change R362 to 48.7k, and add note that if using TI BC1.2 part, value should be 51.1k, Change R363 to 29.4k, and add note that if using TI BC1.2 part, value should be 30.9k (Page36)</div> <div>39. Add a schematic note next to this signal that describes when this signal is needed.Need to make this clear to OEMs(Page11)</div> <div>40.Add DNS 200pF caps near TCPC.May need to add capacitance in order to meet USB PD cReceiver minimum spec(Page37)</div> <div>41.Add TABLET_MODE signal to GPIOC7 pin on EC.This will be used in systems that have GMR sensor instead of hall effect (Page35)</div> <div>42.Change C302, C303 to 0 ohm(Page8).we mount cap on USB board.</div> <div>43.Modify Hole2 Hole3 Hole4 footprint. (Page46)</div> <div>44.Modify J4 J5 footprint. (Page27,29). Follow connector list.</div> <div>45.Modify XDP connection. (Page12,25). To optimize routing.</div> <div>46.Modify PAD footprint. (Page46).</div> <div>47. Change C55,C98,C86,C91,C73,C118,C29,C37,C193,C144,C186,C211,C203,C152 PN(Page17). Without high limitation, change to another one.</div> <div>48. Change R490 to 0.1 ohm (Page44).</div> <div>49. Change clip PN for ME request (Page46).</div> <div>50. Change Hole7,Hole8 footprint (Page46).</div> <div>51. Change D66,D88,D89,D90 PN (Page36,37). USB+- should use ESD component with 5v tolerance.</div>
		<div><div><div><div><div><div></div><div>Q</div><div>U</div><div>A</div><div>N</div><div>T</div><div>A</div></div></div><div><div><div></div><div></div><div></div></div><div><div><div></div><div></div><div></div></div></div></div><div>Quanta Computer Inc.</div></div><div><div>Size</div><div>Document Number</div><div>Rev</div></div><div>CHANGE LIST</div><div><div>Date</div><div>Wednesday, April 06, 2020</div><div>Sheet</div><div>49</div><div>of</div><div>49</div></div><div>1C</div></div></div>



Model	Version	CHANGE LIST									
	1D	<p>1. Page 12,25 : Modify XDP connection. For intel issue tracker JTAG connection. Stuff these resistors R202, R203, R204 R205, R206, R207, R208, R209, R210, R211.</p> <p>2. page 30 : J2 pin define upside down(JIM)</p> <p>3. page 36 : remove F2 on PP3300_SD_DX. Due to U64 already had safety function.</p> <p>4. page 11 : Change R75 pull up to be PP1800_A. GPP_A8 Dual-route signal to GPP_A16</p> <p>5. page 32: Remove "USI INT IS ACTIVE HIGH" note.</p> <p>6. page 11: Change R771 pull up to be PP1800_A. GPP_A8 Dual-route signal to GPP_A16</p> <p>7. page 8, USB D/B page 4: Move diode D79 to DD12_AUX_N on page 8 (cathode connected to PP3300_SOC_A)</p> <p>8. page 25 : reserved R667 for DCI.</p> <p>9. page 10 : unstuff C7924 for SD_CLK EMI suggestion, after EMI test, we can remove it and signal will be more positive.</p> <p>10. page 10 : Add R9340 damping R for CNV_CLKREQ</p> <p>11. page 29 : Add R773,R772 option for output crosstalk tuning</p> <p>12. page 11 : DNS series resistors R20, R21 and R72 on unused PCH SPI1 interface</p> <p>13. page 35 : Put diode D84 in series with signal KSO_06, cathode connecting to EC and anode connecting to the keyboard connector. Remove R691 499 ohm series resistor.</p>									
	ZAR DVT ZSI EVT	<p>1. Page 37(Follow Hatch change list) : add FB4 between AVDD and DVDD rails of ANX3447. add C764, C765, C766 for DVDD rails.</p> <p>2. Page 32: add Q55,Q501,R9342,R9343,R9344 for panel T11 timing tuning.</p> <p>3. USB D/B : modify R629 to 3.3k and modify R630 to 1.8k for LED current setting</p> <p>4. USB D/B : R9390 change from 1k to 620 ohm to prevent OCP (Fan Iset up to 0.9A)</p> <p>5. MLB : add layout test point for factory request</p> <p>6. Page 37(Follow Hatch change list): Connect DVDD_IO to PP3300_TCPC_AVDD through a 0 ohm resistor R775</p> <p>7. Page 37(Follow Hatch change list): connect pull-up R319 to PP3300_TCPC_AVDD because ROLE_SEL needs to be pulled up to AVDD33</p> <p>8. Page 37(Follow Hatch change list): add note stating that 100K pull-up / pull-down is 'no-stuff' only for ANX3447 because of bug b:/124410548</p> <p>9. Page 37(Follow Hatch change list): add 10K series resistor R218 at output of GPIO2/PSL_IN4 to Improper isolation of EC_RST_ODL on some NPCX79nx designs</p> <p>9. Page 29: add C7932, C7933 for PP1800_A power rail</p>									
	V3.0	<p>1. Page 23(Follow Hatch change list) : R163 change from 100k to 4.7k because Input impedance on EC EEPROM WC# pin is too low, so pullup is too large. Static "high" voltage only reaches 1.15V when it should be ~3.3V, resulting in unprotected EC EEPROM</p>									
	V3.1	<p>1. Page X : Change to shortpad : Location : 0201 : R132,R133,R194,R202,R203,R204,R205,R206,R207,R208,R209,R210,R211,R223,R241,R242,R254,R255,R26,R261,R262,R28,R30,R33,R334,R335,R356,R371,R384,R5237, R635,R65,R661,R676,R690,R772,R773,R9084,R9327,R9334,R9335 0402 : R225,R5238,R744,R746,R748,R9087,R9090,R9308,R9309,R9310,R9340 0603 : R137,R138,R235,R236,R237,R683 0805 : R659,R660 2. Page 23 : (1) Remove U3 (BIOS socket) (2) Reserved U4104 for shortage issue. (3) Add R9348 for realtek recommend . (3) Remove soundwires straps : R244,R245,R246,R247,R248,R249,R250,R251,R252,R253 for realtek recommend . 3. Page 10 : (1) Remove C7925 for realtek recommend (2) Change R40 from 33 ohm to 0ohm for realtek recommend 4. Page 7 : Add. R9347 ,Reserved Q502 ,Q503 &amp; Del. Q49 for reduce glitch 5. Page 29 : (1) Add C7934 for realtek recommend (2) Unstuff C7932,C7933 5. Page 44 : Change U27.4 BIAS pin from PP5000_A to PP3300_G for PP5000_A glitch</p>									
	V3.2	<p>1. Page 35 &amp; 46 : Connect U15.G8 to CN2.6, and change net name to EN_PP5000_HDMI</p> <p>2. Page 44 : Change U75.4 BIAS pin from PP5000_A to PP3300_G. U75 is DNS SSD load switch</p> <p>3. Page 8 : 1. U9334 &amp; R9335 BOM (1) For PCB REV: G SHORT PAD (*) For PCB REV: I change to 0_2 (2) For ZAR Stuff CS000001JE18 (0_2) For ZSI Stuff CH4104K9E01(0.1U_2) 2. Change R288 ,R12 ,&amp; D79 to ZSI@</p>									
		<div>  <div> <div>Quanta Computer Inc.</div> <div>PROJECT : ZAR</div> </div> </div> <table> <tr> <td>Size</td><td>Document Number</td><td>Rev</td></tr> <tr> <td></td><td>CHANGE LIST</td><td>1C</td></tr> <tr> <td>Date</td><td>Wednesday, April 06, 2020</td><td>Sheet 50 of 50</td></tr> </table>	Size	Document Number	Rev		CHANGE LIST	1C	Date	Wednesday, April 06, 2020	Sheet 50 of 50
Size	Document Number	Rev									
	CHANGE LIST	1C									
Date	Wednesday, April 06, 2020	Sheet 50 of 50									